

© Intel Corporation 1973

## MCS-4 T.M. Instruction Set

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM]

## MACHINE INSTRUCTIONS

MNEMONIC	OPR 03020100	OPA D <sub>3</sub> D <sub>2</sub> O <sub>1</sub> D <sub>0</sub>	OESCRIPTION OF OPERATION
NDP	0 0 0 0	0 0 0 0	No operation,
*JCN	0 0 0 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Jump to RDM address A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> (within the same ROM that contains this JCN instruction) if condition $C_1 C_2 C_3 C_4^{\{1\}}$ is true, otherwise skip (go to the next instruction in sequence).
*FIM	0 0 1 0 D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub>	R R R 0 D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>	Fetch immediate (direct) from RDM Data D <sub>2</sub> , D <sub>1</sub> to index register pair location RRR. <sup>(2)</sup>
SRC	0 0 1 0	RRR1	Send register control, Send the address (contents of index register pair RRR) to ROM and RAM at X2 and X3 time in the Instruction Cycle.
FIN	0 0 1 1	RRRO	Fetch indirect from RDM, Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.
JIN	0 0 1 1	RRR1	Jump indirect. Send contents of register pair RRR out as an address at A <sub>1</sub> and A <sub>2</sub> time in the Instruction Cycle.
•JUN	0 1 0 0 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Jump unconditional to RDM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> .
*JMS	0 1 0 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Jump to subroutine ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , save old address. (Up 1 level in stack.)
INC	0 1 1 0	RRRR	Increment contents of register RRRR, (3)
*ISZ	0 1 1 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	R R R R A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Increment contents of register RRRR. Go to ROM address $A_2$ , $A_1$ (within the same RDM that contains this ISZ instruction) if result $\neq 0$ , otherwise skip (go to the next instruction in sequence).
ADD	1 0 0 0	RRRR	Add contents of register RRRR to accumulator with carry.
SUB	1 0 0 1	RRRR	Subtract contents of register RRRR to accumulator with borrow.
LD	1 0 1 0	RRRR	Load contents of register RRRR to accumulator.
хсн	1 0 1 1	RRRR	Exchange contents of index register RRRR and accumulator.
BBL	1 1 0 0	DDDD	Branch back (down 1 level in stack) and load data DDDD to accumulator,
LDM	1 1 0 1	DDDD	Load data DDDD to accumulator.

## INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and RDM's operated on in the I/D and RAM instructions have been previously selected by the last SRC instruction executed.)


WRM	1 1 1 0	0 0 0 0	Write the contents of the accumulator into the previously selected RAM main memory character.
WMP	1 1 1 0	0 0 0 1	Write the contents of the accumulator into the previously selected RAM output port. (Dutput Lines)
WRR	1 1 1 0	0 0 1 0	Write the contents of the accumulator into the previously selected RDM output port. (I/D Lines)
WPM	1 1 1 0	0 0 1 1	Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 only)
WRφ <sup>(4)</sup>	1 1 1 0	0 1 0 0	Write the contents of the accumulator into the previously selected RAM status character 0.
WR1 <sup>(4)</sup>	1 1 1 0	0 1 0 1	Write the contents of the accumulator into the previously selected RAM status character 1.
WR2 <sup>(4)</sup>	1 1 1 0	0 1 1 0	Write the contents of the accumulator into the previously selected RAM status character 2.
WR3 <sup>(4)</sup>	1 1 1 0	0 1 1 1	Write the contents of the accumulator into the previously selected RAM status character 3.
SBM	1 1 1 0	1 0 0 0	Subtract the previously selected RAM main memory character from accumulator with borrow.
RDM	1 1 1 0	1 0 0 1	Read the previously selected RAM main memory character Into the accumulator.
RDR	1 1 1 0	1 0 1 0	Read the contents of the previously selected RDM input port into the accumulator. (I/D Lines)
ADM	1 1 1 0	1 0 1 1	Add the previously selected RAM main memory character to accumulator with carry.
RDφ <sup>(4)</sup>	1 1 1 0	1 1 0 0	Read the previously selected RAM status character 0 into accumulator.
RD1 <sup>(4)</sup>	1 1 1 0	1 1 0 1	Read the previously selected RAM status character 1 into accumulator.
RD2 <sup>(4)</sup>	1 1 1 0	1 1 1 0	Read the previously selected RAM status character 2 into accumulator.
RD3 <sup>(4)</sup>	1 1 1 0	1 1 1 1	Read the previously selected RAM status character 3 into accumulator.

## ACCUMULATOR GROUP INSTRUCTIONS

CLB	1 1 1 1	0 0 0 0	Clear both. (Accumulator and carry)
CLC	1 1 1 1	0 0 0 1	Clear carry.
IAC	1 1 1 1	0 0 1 0	Increment accumulator.
СМС	1 1 1 1	0 0 1 1	Complement carry.
CMA	1 1 1 1	0 1 0 0	Complement accumulator,
RAL	1 1 1 1	0 1 0 1	Rotate left, (Accumulator and carry)
RAR	1 1 1 1	0 1 1 0	Rotate right. (Accumulator and carry)
тсс	1 1 1 1	0 1 1 1	Transmit carry to accumulator and clear carry.
DAC	1 1 1 1	1 0 0 0	Decrement accumulator.
TCS	1 1 1 1	1 0 0 1	Transfer carry subtract and clear carry.
STC	1 1 1 1	1 0 1 0	Set carry.
DAA	1 1 1 1	1 0 1 1	Decimal adjust accumulator.
KBP	1 1 1 1	1 1 0 0	Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code.
DCL	1 1 1 1	1 1 0 1	Designate command line.

NDTES: (1) The condition code is assigned as follows:

 $C_1 = 1$  Invert jump condition  $C_2 = 1$  Jump if accumulator is zero  $C_4 = 1$  Jump if test signal is a 0  $C_1 = 0$  Not Invert jump condition  $C_3 = 1$  Jump if carry/link is a 1



<sup>(3)</sup> RRRR is the address of 1 of 16 index registers in the CPU.

<sup>(4)</sup> Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (DPA).